Small-Scale Readout System Prototype for the STAR PIXEL Detector
نویسندگان
چکیده
منابع مشابه
The ALICE Pixel Detector Readout Chip Test System
The ALICE experiment will require some 1200 Readout Chips for the construction of the Silicon Pixel Detector [1] and it has been estimated that approximately 3000 units will require testing. This paper describes the system that was developed for this task.
متن کاملFiber Optic based readout for BTeV’s Pixel Detector
The current paper describes the design of Fiber Optics Links for BTeV’s Pixel Detector readout. BTeV pixel detectors chips will be located as close as 6mm from the accelerator’s beam into the vacuum pipe. The readout electronics will be located at about 6cm from the beam, imposing strong constrains regarding radiation, mass, power dissipation, and size. The current development is the first prot...
متن کاملDesign and Performance of the CMS Pixel Detector Readout Chip
The readout chip for the CMS pixel detector has to deal with an enormous data rate. On-chip zero suppression is inevitable and hit data must be buffered locally during the latency of the first level trigger. Dead-time must be kept at a minimum. It is dominated by contributions coming from the readout. To keep it low an analog readout scheme has been adopted where pixel addresses are analog code...
متن کاملPerformance of the prototype MRPC detector for STAR
A prototype 168-channel multi-gap resistive plate chamber (MRPC) time-of-flight system for the STAR experiment at RHIC was completed in February 2002, tested for 10 weeks at the AGS at BNL, and installed in the STAR detector for the 2002–2003 physics run. At the AGS, the MRPC detectors were operated on a number of different gas mixtures, high voltages, and threshold voltages. The results for de...
متن کاملDesign and Prototype Performance of the ATLAS Pixel Detector
The ATLAS experiment at the LHC will have three barrel and two times ve disk layers of silicon pixel detectors as the innermost elements of the Inner Tracking Detector. The detector is built adopting the hybrid pixel technology in which 16 highly performant FE chips are connected to a silicon sensor by means of the bump and ip-chip technique. Owing to the high bunch crossing rate of 40 MHz at t...
متن کاملذخیره در منابع من
با ذخیره ی این منبع در منابع من، دسترسی به آن را برای استفاده های بعدی آسان تر کنید
ژورنال
عنوان ژورنال: IEEE Transactions on Nuclear Science
سال: 2008
ISSN: 0018-9499
DOI: 10.1109/tns.2008.2006681